

11/16/00
JCS15 U.S. PTO

11-17-00
A

EXPRESS MAIL LABEL NO. EL746147474US

DOCKET NO. 00-GR-241

Assistant Commissioner for Patents
Washington, D. C. 20231

Sir:

Transmitted herewith for filing is the patent application of:

INVENTOR(S): Pascal JANIN

TITLE: *METHOD OF MONITORING THE ACTIVATION OF PROGRAMMED SEQUENCES OF A PROGRAMMED SYSTEM AND COMPUTER PROGRAM AND APPARATUS FOR IMPLEMENTING SAME*

In connection with this application, the following are enclosed:

21 Pages of Specification, Claims and Abstract
42 Claims
3 Sheets of Drawings (FIGS. 1-3)
XX Executed Declaration, Power of Attorney

The fee has been calculated as shown below. (Small entity fees indicated in parentheses.)

(1) For	(2) Number Filed		(3) Number Extra	(4) Rate	(5) Basic Fee
Total Claims	42	20	22	\$18 (\$9)	396
Independent Claims	8	3	5	\$80 (\$40)	400
Multiple Dependent Claims			0	\$270 (\$135)	0
Assignment Recording Fee				\$40	0
				TOTAL FEE:	\$ 1506

XX Enclosed is a USPTO credit card payment form authorizing payment of the above-referenced filing fee in the amount of \$1506.00.

XX The Commissioner is hereby authorized to charge payments of (1) any additional filing fees required under 37 CFR 1.16, and/or (2) any patent application processing fees under 37 CFR 1.17 associated with this application or credit any overpayment to Deposit Account No. 50-1556.

XX Please direct all correspondence to Customer Number 23334.

Respectfully submitted,

FLEIT, KAIN, GIBBONS, GUTMAN
& BONGINI P.L.
One Boca Commerce Center
551 Northwest 77th Street, Suite 111
Boca Raton, Florida 33487
(561) 989-9811

BY:


Jose Gutman
Reg. No. 35,171

11/16/00
JC675 U.S. PTO
09/714326

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: : Atty Docket: 00-GR-241
Pascal JANIN : APPLICATIONS BRANCH
Serial No. (not yet assigned) :
Filed: HEREWITH

FOR: *METHOD OF MONITORING THE ACTIVATION OF PROGRAMMED SEQUENCES OF A PROGRAMMED SYSTEM AND COMPUTER PROGRAM AND APPARATUS FOR IMPLEMENTING SAME*

CERTIFICATE OF EXPRESS MAIL MAILING

"Express Mail" Mailing Label No. **EL746147474US**
Date of Deposit: **November 16, 2000**

Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231

SIR:

I hereby certify that

Application Transmittal w/USPTO credit card payment form
 Specification, Claims, Abstract
 1 set of 3 sheets of drawings
 Executed Declaration
 Return postcard

are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and are addressed to:

Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231

11/16/00
Date of Deposit

Kathleen Smith
Name of person mailing papers
Kathleen Smith
Signature

**METHOD OF MONITORING THE ACTIVATION OF PROGRAMMED
SEQUENCES OF A PROGRAMMED SYSTEM AND COMPUTER PROGRAM
AND APPARATUS FOR IMPLEMENTING SAME**

Background of the invention.

1. Field of the invention.

The present invention relates to software controlled systems, and more particularly to means for monitoring the proper execution of programmed sequences triggered by an external or internal event.

A software controlled system may be required to perform background tasks in response to certain specific triggering events, such as a signal received from an outside source, a timing signal from built-in timer, etc. These events must often be processed as soon as they arrive. This gives rise to an interruption in a main program: an event comes up causing an interrupt routine to be executed, after which the system returns to its main program. In other words, an interrupt routine is a set of instructions which is triggered in response to the arrival of an event and causes an interruption in main program.

20 2. Prior art

In the prior art, a problem arises when a programmed system such as a microprocessor or microcontroller unit (MCU) operates in a noisy environment susceptible of upsetting the execution of its program. As an example, this situation can arise in a monitor display unit housing a display device, such as a cathode ray tube (CRT), and microprocessor-controlled drive circuitry. The latter is used both to interface the display device with the video input and 30 to provide user functions for controlling display

parameters (e.g. contrast, color, brightness, image distortion correction, image positioning etc.) through pushbuttons and/or on screen menus.

In this environment, the high voltages generated for the CRT can produce electrostatic or electromagnetic noise, often in the form of spikes, that can deprogram or corrupt internal circuits or peripheral circuits of the microcontroller, such as the program registers, internal memory etc. When this happens, there is no automatic diagnostic tool which can inform of the failure. In particular, a noise-induced disruption can stop or prevent the execution of one or several interrupt routines. In the example, this could cause the monitor to become blocked in an undetermined or even dangerous state.

Summary of the invention with objects.

In view of the foregoing, it is an object of the invention to provide means capable of ensuring that interrupt routines that are critical for the operation of a programmed system can be monitored systematically and reliably.

The invention achieves this object by an approach based on using the different interrupt routines of a programmed system to monitor each other. In this way, a failure in the execution of a monitored interrupt routine would be detected by another interrupt routine (this one having been correctly triggered). The detection can then be used to reset or reboot the program and thus resume normal functioning on a sound basis.

According to a first aspect, the invention provides a method of monitoring the activation of programmed sequences of a programmed system comprising at least a first and a second programmed sequence, each to be executed iteratively, wherein the first programmed

sequence is made to monitor the execution of the second programmed sequence, and the second programmed sequence is made to monitor the first programmed sequence.

The programmed sequences are advantageously taken 5 from the group consisting of: routines, such as interrupt routines, and main program loops. For instance, it may comprise at least one interrupt routine triggered by an event generated by a timer or an external signal.

10 In a preferred embodiment, the first programmed sequence incorporates the steps of resetting a first counter associated therewith and incrementing a second counter associated with the second programmed sequence, and the second programmed sequence incorporates the 15 steps of resetting the second counter and incrementing the first counter, a failure in the activation of a particular programmed sequence being detected when a counter associated with that sequence reaches a predetermined threshold.

20 The predetermined threshold for a given counter can be established so as to be reached upon just one failure of the associated programmed sequence to reset that counter.

25 A detected failure in the activation of a programmed sequence can be made to cause a complete or partial reset of the programmed system.

According to a second aspect, the invention provides a method of monitoring the activation of N 30 programmed sequences in a programmed system, each to be executed iteratively, N being an integer greater than 1, wherein each of the N programmed sequences is monitored by at least one other programmed sequence.

Each of the N programmed sequences may in this way 35 be monitored by each of the N-1 other programmed sequences.

This can be achieved by having each programmed sequence perform the monitoring function by incrementing a value in a respective counter associated with each programmed sequence it monitors and by 5 checking, for each counter, that the corresponding value has not reached a predetermined threshold, each monitored programmed sequence resetting the counter associated therewith, so that a failure in the activation of a particular programmed sequence is 10 detected when a counter associated with that sequence reaches a predetermined threshold.

According to a third aspect, the invention provides a computer program comprising at least a first and a second programmed sequence, each to be executed 15 iteratively, wherein the first programmed sequence incorporates instructions for monitoring the execution of the second programmed sequence, and the second programmed sequence incorporates instructions for monitoring the first programmed sequence.

20 According to a fourth aspect, the invention provides a computer program comprising N programmed sequences, each to be executed iteratively, N being an integer greater than 1, wherein each of the programmed sequences is monitored by at least one other programmed sequence.

25 According to fifth aspect, the invention provides a medium containing the aforementioned program.

According to a sixth aspect, the invention provides a programmed apparatus for executing iteratively at 30 least a first and a second programmed sequence, comprising first means associated with the first programmed sequence to monitor the execution of the second programmed sequence, and second means associated with the second programmed sequence to monitor the 35 first programmed sequence.

According to a seventh aspect, the invention provides an apparatus for executing at least N programmed sequences, each to be executed iteratively, N being an integer greater than 1, wherein each of the 5 N programmed sequences is monitored by at least one of the N-1 other programmed sequences.

The apparatus can be made to implement the optional features mentioned above in the context of the method.

Brief description of the drawings

10 The invention and its advantages shall be more clearly understood from reading the following detailed description of the preferred embodiments, given purely as non-limiting examples, with reference to the appended drawings in which:

15 - Fig.1 is a symbolic representation of a programmed system for executing a main program loop and triggered routines, in which the invention can be implemented;

20 - Fig.2 is a diagram showing a CRT monitor unit in which the exemplary embodiment is implemented, connected to a personal computer (PC); and

~ Fig.3 is a flow chart showing how two routines can monitor each other in accordance with the invention.

25 **Detailed description of the preferred embodiments.**

An example of a programmed system in which the invention can be implemented is illustrated symbolically in Fig. 1. The programmed system 2 is e.g. a microprocessor or microcontroller unit (MCU) set 30 to execute a program stored in a main memory area (not shown) by means of an arithmetic logic unit ALU. Here, the program is composed of a main program loop ML and N interrupt routines R1-RN. The main program loop ML forms the core of the stored program insofar as it is 35 executed systematically and cyclically. The interrupt

routines R1-RN are parts of the program that are executed upon being called. In the example, these routines R1-RN are called by respective events I1-IN, referred to as interrupt events. The interrupt events 5 can be external, such as control or detection signals supplied to the programmed system, or internal, e.g. from built-in timers.

In the absence of interrupt events, the ALU executes the main program loop from a starting point SP 10 to an end point EP, looping back from the latter to the starting point. The stepping through the main program loop is performed by a pointer P which reads sequentially through instructions stored in a main program register 4.

15 Upon occurrence of an interrupt event, the ALU immediately interrupts the main program loop ML to execute instead the corresponding routine. It thereafter returns to the main program loop ML from the point it left off at the interruption to resume 20 execution of the main program loop.

In the illustrated example, the pointer P is at instruction k of the main program loop ML when an interrupt event Ii appears. In response, the programmed system brings the pointer P immediately to 25 the start point of a portion where the corresponding routine Ri is stored (arrow 6) so as to step through the program instructions of the latter. Once the end point of routine Ri is reached, the pointer P is returned to instruction k of register 4 (arrow 8) to 30 resume execution of the main program loop (assuming that instruction k was not executed at the time of interruption). The interrupt and routine execution procedures are the same for any of the other routines R1-RN.

There shall now be explained how the invention can be implemented in such a programmed system. However, to simplify the description, only two interrupt routines (designated R1 and R2) shall be considered.

5 It shall be assumed that each of these two routines is called up at regular intervals by interrupt events I1 and I2, produced e.g. by timer signals.

In the example, the programmed system 2 happens to be installed in a CRT monitor unit 10 connected to a PC 10 12 via a cable link 14, as shown in Fig.2. The CRT monitor unit includes a CRT together with its high-voltage drivers which constitute a source of electromagnetic or electrostatic discharge (ESD) noise spikes. This noise can cause some of the interrupt 15 routines to fail, e.g. by not responding to their interrupt events. The embodiment serves to ensure that such a failure can be detected and appropriate measures can be taken in response, e.g. by resetting the microcontroller.

20 The programmed system is based on a microcontroller unit (MCU) configured to manage the housekeeping and user functions of the monitor unit.

In particular, interrupt routine R1 is programmed to cooperate with circuitry for periodically sensing 25 the presence of line and/or frame synchronization signals sent by the PC on the cable link 14, in order to set the monitor in a standby or energy saving mode automatically in the absence of these signals.

Interrupt routine R2 is programmed to scan 30 periodically the state of a control panel 16 at the front of the display in order to react appropriately upon activation of a pushbutton or similar adjusting device 18. Typically, the control panel 16 allows the user to set the display brightness, contrast, geometric 35 distortion correction, degaussing, etc.

Note that the interrupt event is not the disappearance of the synchronization signals or the activation of a pushbutton, but periodic signals to start the respective routines R1 and R2. These signals 5 can be produced by a timer which is either internal or external to the microcontroller.

The main program loop ML takes care of the normal, steady-state operation of the monitor.

In accordance with the invention, interrupt 10 routines R1 and R2 are provided with the additional function of mutually monitoring each other. Specifically, routine R1 is also programmed to check that routine R2 is periodically triggered for scanning the state of the control panel 16, and routine R2 is 15 also programmed to check that routine R1 is periodically triggered for sensing the presence of the synchronization signals.

It shall be assumed that in normal, error-free, operation routine R1 is triggered every 1 millisecond 20 (by interrupt event I1) and routine R2 is triggered every 10 milliseconds (by interrupt event I2).

Fig.3 is a flow chart showing how the mutual monitoring is implemented for each of the routines R1 and R2. The concept is based on each routine causing a 25 counter in the other routine to be incremented while resetting to zero its own counter, and determining a failure condition if the counter of the other routine reaches a maximum admissible value.

In the example, the mutual monitoring functions are 30 implemented before the execution of the routines per se. Considering the case of routine R1, say, the procedure starts by resetting to zero an internal counter 1 associated to routine R1 (step S2). This counter is incremented by one unit each time routine R2 35 is activated.

Next, the value in the internal counter 2 of routine R2 is compared with a maximum admissible value MAXI (step S4). If counter 2 has not reached this value, it is deduced that this is because routine R2 5 was triggered when it was last expected to be triggered, so resetting counter 2 in the process before the value MAXI could be attained.

The value of counter 2 is then incremented by one unit (step S6).

10 Thereafter, the routine per se is executed, i.e. sensing the presence of the line and frame synchronization signals (step S8).

15 If the comparison step S4 reveals that counter 2 has reached the maximum value MAXI, it is deduced that routine R2 has not been triggered the last time it should have been, and thus could not reset in time that counter 2 to zero. Upon detecting this failure to trigger routine R2, the procedure causes the microcontroller to reset (step S10).

20 The mutual monitoring procedure at the level of routine R2 mirrors that of R1, with counter 1 changed to counter 2 and vice versa; equivalent steps in the flowchart are designated with the same reference numerals, followed by a prime sign. Thus, counter 2 is 25 reset to zero at step S2', the comparison step S4' is carried out with the value of counter 1, and counter 1 is incremented at step S6'.

30 Table I below summarizes the evolution of values in counters 1 and 2 over successive triggerings of routines R1 and R2 when no failure occurs.

Table I: evolution of counter 1 and 2 values.

Normal operation: routine R1 interval = 1 ms,
Routine R2 interval = 10 ms.

Routine

Counter 1

Counter 2

		10	
	R1	0	1
	R1	0	2
	R1	0	3
	R1	0	4
5
	R1	0	9
	R2	1	0
	R1	0	1
10
	R1	0	9
	R2	1	0
	etc.		
15			

It can be seen that for a comparison value MAXI set to 10 or more, none of the counters ever reaches that value under error free operation.

For MAXI = 10 in the comparison step S4 of routine R1, a failure to trigger routine R2 shall be detected by routine R1 less than one millisecond later.

On the other hand, if the same value MAXI = 10 is used in the comparison step S4' of routine R2, a similar failure to trigger routine R1 shall be detected by routine R2 only after 10×10 millisecond intervals. If this interval is too long, it is possible to use a smaller value for MAXI in routine R2, for instance 2. In general, it can be envisaged to have a specific comparison value MAXI1, MAXI2, etc. for the comparison steps S4, S4' etc. in the different routines, to suit requirements.

An example is given below of a program written in C language for executing the monitoring functions in each of the routines R1 and R2.

35 MONITORING BY ROUTINE R1

11

```
{  
    COUNTER1=0;  
    if (COUNTER2<MAXI)  
        COUNTER2++;  
5    else  
        RESET_MCU;  
}  
MONITORING BY ROUTINE R2  
{  
10    COUNTER2=0;  
    if (COUNTER1<MAXI)  
        COUNTER1++;  
    else  
        RESET_MCU;  
15    }
```

The above description can easily be extrapolated to any arbitrary number N of subroutines each monitoring each other.

For instance, each of the N routines of Fig.1 can be programmed to monitor the $N-1$ other routines. In this case, steps S4 and S6 of figure 3 would be repeated for each of the monitored routines, so that in the case of routine R1, say, we would have: for $i = 2$ to N , "counter $i < MAXIi ?$ " and "counter $i = counter i+1$ ", with a branching to reset the microcontroller (step S10) for a negative answer at any one of steps S4.

It is also possible to arrange for each of the N routines involved in the monitoring procedure to monitor just one or a group of other routines. For instance a routine Ri can be set to monitor just routine $Ri+1$, with routine RN monitoring routine $R1$ to provide the "round robin" condition.

Moreover, the monitoring according to the invention need not be limited to routines among themselves. It

can also involve one or several main program loops ML in the mutual monitoring function. For instance, in the example of figure 1, the main program loop ML can also include a set of program instructions to perform 5 the steps S4 and S6 of figure 3 for each or some of the N routines R1-RN, as explained above. In this way, the main program loop can actively monitor each of the routines and cause a reset of the microcontroller should one or a number of these routines fail. This 10 function can be useful for situations where a fault causes a crash of all the interrupt routines R1-RN, but not the main program loop.

Conversely, each or some of the interrupt routines R1-RN can be made to monitor the main program loop ML. 15 The latter would then also have its own counter that would be reset at each cycle of the main program loop and be incremented by the monitoring routines.

It will be understood that where a routine or main program loop is monitored by more than other, the value 20 MAXI for that loop should be adapted accordingly.

The action taken when a failure is detected need not necessarily be the resetting of a microcontroller. It can be any action suited to circumstances and to the characteristics of the routine or the part of the 25 program in which the failure was detected to occur. For instance, the action can to trigger an alarm, send a warning message, switch over to a backup program, reset just a portion of the system, etc. These actions can also be different according to what is being 30 monitored, in which case the routines R1-RN, and possibly the main loop ML, would adapt their action at step S10 depending on the routine being monitored.

The interrupt routines need not necessarily be triggered at intervals which are regular to be given a monitoring role. The only requirement is that the 35

routine triggering event be relatively repetitive and expected. For instance, the event may normally be expected to occur at variable intervals with a maximum interval beyond which it can reasonably be assumed that 5 an interrupt has not been triggered. In this way, the routine(s) which monitor(s) the one expected to respond would generate an alarm or program a reset when this maximum interval is exceeded.

It is clear that the primary functions of the 10 routines are immaterial and that the invention can be implemented in all sorts of different applications. For instance, in the described example, other loops involved in the monitoring function can have as their primary function a timer arranged to cause an indicator 15 light to flash, or to read the state of a specific circuit portion to report on its condition, etc.

In a broader context, the invention is useful for monitoring routines and program loops in practically 20 every area of computer operated systems : machine control, communications, data exchange, consumer electronics, professional electronics, PC software, office and business management and accountancy computer programs, etc.

While the invention has been described in 25 connection with a preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiment but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of 30 the appended claims.

WHAT IS CLAIMED IS:

1. A method of monitoring the activation of programmed sequences of a programmed system comprising at least a first and a second programmed sequence, each to be executed iteratively, wherein said first programmed sequence is made to monitor the execution of said second programmed sequence, and said second programmed sequence is made to monitor said first programmed sequence.
5
- 10 2. The method of claim 1, wherein said programmed sequences are taken from the group consisting of: routines and main program loops.
- 15 3. The method of claim 1, wherein said programmed sequences comprise at least one interrupt routine.
- 20 4. The method of claim 3, wherein said at least one interrupt routine is triggered by an event generated by a timer or an external signal.
- 25 5. The method of claim 1, wherein said first programmed sequence incorporates the steps of resetting a first counter associated therewith and incrementing a second counter associated with said second programmed sequence, and said second programmed sequence incorporates the steps of resetting said second counter and incrementing said first counter, a failure in the activation of a particular programmed sequence being detected when a counter associated with that sequence reaches a predetermined threshold.
30

15

6. The method of claim 5, wherein said predetermined threshold for a given counter is established so as to be reached upon just one failure of the associated programmed sequence to reset that counter.

5

7. The method of claim 1, wherein a failure in the activation of a programmed sequence, as determined by said monitoring, is made to cause a complete or partial reset of said programmed system.

10

8. A method of monitoring the activation of N programmed sequences in a programmed system, each to be executed iteratively, N being an integer greater than 1, wherein each of said N programmed sequences is monitored by at least one other programmed sequence.

15 9. The method of claim 8, wherein each of said N programmed sequence is monitored by each of the $N-1$ other programmed sequences.

20

10. The method of claim 8, wherein each programmed sequence performs the monitoring function by incrementing a value in a respective counter associated with each programmed sequence it monitors and by 25 checking, for each said counter, that the corresponding value has not reached a predetermined threshold, and wherein each monitored programmed sequence resets the counter associated therewith, a failure in the activation of a particular programmed sequence being 30 detected when a counter associated with that sequence reaches a predetermined threshold.

11. The method of claim 10, wherein, for a given counter, said predetermined threshold is established so

as to be reached upon just one failure of the associated programmed sequence to reset that counter.

12. The method of claim 8, wherein said N programmed sequences are taken from the group consisting of: routines and main program loops.

13. The method of claim 8, wherein said programmed sequences comprise interrupt routines.

10

14. The method of claim 13, wherein said interrupt routine is triggered by an event generated by a timer or an external signal.

15

15. The method of claim 8, wherein a failure in the activation of a programmed sequence, as determined by said monitoring, is made to cause a complete or partial reset of said programmed system.

20

16. A computer program comprising at least a first and a second programmed sequence, each to be executed iteratively, wherein said first programmed sequence incorporates instructions for monitoring the execution of said second programmed sequence, and said second programmed sequence incorporates instructions for monitoring said first programmed sequence.

30

17. The program of claim 16, wherein said programmed sequences are taken from the group consisting of: routines and main program loops.

18. The program of claim 17, wherein said programmed sequences comprise interrupt routines.

19. The program of claim 16, wherein said first programmed sequence comprises the steps of resetting a first counter associated therewith and incrementing a second counter associated with said second programmed sequence, and said second programmed sequence comprises the steps of resetting said second counter and incrementing said first counter, a failure in the activation of a particular programmed sequence being detected when a counter associated with that sequence reaches a predetermined threshold.

20. The program of claim 19, wherein, for a given counter, said predetermined threshold is established so as to be reached upon just one failure of the corresponding programmed sequence to reset that counter.

21. A medium containing the program according to any preceding program claim.

20
22. A computer program comprising N programmed sequences, each to be executed iteratively, N being an integer greater than 1, wherein each of said programmed sequences is monitored by at least one other programmed sequence.

25
23. The program of claim 22, wherein each programmed sequence is monitored by each of the N-1 other programmed sequences.

30
35
24. The program of claim 22, wherein each programmed sequence comprises program steps for incrementing a value in a respective counter associated with each programmed sequence it monitors and for checking, for each said counter, that the corresponding value has not

reached a predetermined threshold, and wherein each monitored programmed sequence resets the counter associated therewith, a failure in the activation of a particular programmed sequence being detected when a 5 counter associated with that sequence reaches a predetermined threshold.

25. The program of claim 22, wherein said programmed sequences are taken from the group consisting of: 10 routines and main program loops.

26. The program of claim 25, wherein said programmed sequences comprise interrupt routines.

15 27. A medium containing the program according to any preceding program claim.

28. A programmed apparatus for executing iteratively at least a first and a second programmed sequence, comprising first means associated with said first programmed sequence to monitor the execution of said second programmed sequence, and second means associated with said second programmed sequence to monitor said first programmed sequence. 20

25 29. The apparatus of claim 28, wherein said programmed sequences are taken from the group consisting of: routines and main program loops.

30 30. The apparatus of claim 28, wherein said programmed sequences comprise at least one interrupt routine.

31. The apparatus of claim 30, wherein said interrupt routine is triggered by an event generated by a timer 35 or an external signal.

32. The apparatus of claim 28, wherein said first means comprise means for resetting a first counter associated therewith and means for incrementing a 5 second counter associated with said second means, and said second means comprise means for resetting said second counter and incrementing said first counter, said apparatus being operative to detect a failure in the activation of a particular programmed sequence when 10 a counter associated with that sequence reaches a predetermined threshold.

33. The apparatus of claim 32, wherein said predetermined threshold is established so as to be 15 reached upon just one failure of a programmed sequence to reset the corresponding counter.

34. The apparatus of claim 28, wherein a failure in the activation of a programmed sequence, as determined 20 by said monitoring, is made to cause a complete or partial reset of said apparatus.

35. An apparatus for executing at least N programmed sequences, each to be executed iteratively, N being an 25 integer greater than 1, wherein each of said N programmed sequences is monitored by at least one of the $N-1$ other programmed sequence.

36. The apparatus of claim 35, wherein each programmed 30 sequence is monitored by each of the $N-1$ other programmed sequences.

37. The apparatus of claim 35, wherein each of said N programmed sequence is arranged to effect said 35 monitoring function by incrementing a value in a

20

counter associated with each respective programmed sequence it monitors and by checking, for each said counter, that the corresponding value has not reached a predetermined threshold, and wherein each monitored
5 programmed sequence is arranged to reset the counter associated therewith, a failure in the activation of a particular programmed sequence being detected when a counter associated with that sequence reaches a predetermined threshold.

10

38. The apparatus of claim 37, wherein said predetermined threshold is established so as to be reached upon just one failure of a programmed sequence to reset the corresponding counter.

15

39. The apparatus of claim 35, wherein said programmed sequences are taken from the group consisting of: routines and main program loops.

20

40. The apparatus of claim 39, wherein said programmed sequences comprise interrupt routines.

25

41. The apparatus of claim 40, wherein said interrupt routines are triggered by events generated by a timer or external signals.

30

42. The apparatus of claim 35, wherein a failure in the activation of a programmed sequence, as determined by said monitoring, is made to cause a complete or partial reset of said apparatus.

ABSTRACT

METHOD OF MONITORING THE ACTIVATION OF PROGRAMMED
SEQUENCES OF A PROGRAMMED SYSTEM AND COMPUTER PROGRAM
5 AND APPARATUS FOR IMPLEMENTING SAME


The activation of programmed sequences to be executed iteratively is monitored by the sequences themselves, a sequence being conferred the additional function of monitoring at least one other sequence. The sequences can be in the form of routines, e.g. interrupt routines, and main program loops normally implemented in a programmed system.

10 For instance, each programmed sequence performs the monitoring function by incrementing a value in a respective counter associated with each programmed sequence it monitors and by checking, for each counter, that the corresponding value has not reached a predetermined threshold. Each monitored programmed sequence resets the counter associated therewith. A failure in the activation of a particular programmed sequence is detected when a counter associated with that sequence reaches a predetermined threshold.

15 20 25 The invention also relates to a computer program and a programmed apparatus implementing this concept.

Figure 3

1/3



2/3





Fig. 2

3/3

Fig. 3

DOCKET NO. 00-GR-241

**DECLARATION AND POWER OF ATTORNEY FOR
PATENT APPLICATION**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**METHOD OF MONITORING THE ACTIVATION OF PROGRAMMED SEQUENCES OF A
PROGRAMMED SYSTEM AND COMPUTER PROGRAM AND APPARATUS FOR
IMPLEMENTING SAME**

the specification of which: (check one)

is attached hereto.

— was filed on _____
under Attorney's Docket Number _____
as Application Serial No. _____
and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 CFR 1.56.

I hereby claim the benefit of foreign priority under 35 USC 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application the priority of which is claimed:

Prior Foreign Application(s):	Priority Claimed
-------------------------------	------------------

(Number)	(Country)	(Filing Date)	Yes <input checked="" type="checkbox"/> No <input type="checkbox"/>
----------	-----------	---------------	---

I hereby claim the benefit of United States priority under 35 USC 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in a listed prior United States application in the manner provided by the first paragraph of 35 USC 112, I acknowledge the duty to disclose information material to the patentability of this application as defined in 37 CFR 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Filing Date)	(Status)
---------------	----------

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 USC 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

DOCKET NO. 00-GR-241

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Lisa K. Jorgenson	Reg. No. 34,845
Theodore E. Galanthay	Reg. No. 24,122
Robert D. McCutcheon	Reg. No. 38,717
Mario Donato	Reg. No. 37,816
Jon A. Gibbons	Reg. No. 37,333
Stephen C. Bongini	Reg. No. 40,917
Jose Gutman	Reg. No. 35,171
Martin Fleit	Reg. No. 16,900
Robert C. Kain	Reg. No. 30,648
Philip Premysler	Reg. No. 43,015
Phillip F. Vales	Reg. No. 43,409

Send correspondence to Jose Gutman, Fleit, Kain, Gibbons, Gutman & Bongini P.L., 4400 North Federal Highway, Suite 32, Boca Raton, Florida 33431 and direct all telephone calls to Jose Gutman at (561) 417-9477.

FULL NAME OF INVENTOR: JANIN Pascal

INVENTOR'S SIGNATURE: JANIN PASCAL

DATE: NOV 8th 2000

RESIDENCE: 38, avenue de la Gare, 38210 TULLINS, FRANCE

CITIZENSHIP: French

POST OFFICE ADDRESS: same as above

FULL NAME OF INVENTOR:

INVENTOR'S SIGNATURE: _____

DATE: _____

RESIDENCE:

CITIZENSHIP:

POST OFFICE ADDRESS:

FULL NAME OF INVENTOR:

INVENTOR'S SIGNATURE: _____

DATE: _____

RESIDENCE:

CITIZENSHIP:

POST OFFICE ADDRESS: